

**IN THE CLAIMS:**

We claim:

1. A memory array system comprising a plurality of memory cells arranged in a data array and wordline decoding circuitry for receiving a control signal for activating one of a single wordline and at least two wordlines of a plurality of wordlines traversing the plurality of memory cells during a data array accessing cycle.

2. The memory array system according to Claim 1, wherein said wordline decoding circuitry includes a pre-decoder circuit having a logic circuit for receiving the control signal and two logic inputs and outputting at least one wordline selection signal to wordline activating means.

3. The memory array system according to Claim 2, wherein said logic circuit includes two pairs of transmission gates and first and second NAND logic gates coupled to a respective pair of the two pairs of transmission gates, wherein each pair of transmission gates receives the control signal, one of the two logic inputs, and an inverse input of one of the two logic inputs.

4. The memory array system according to Claim 2, wherein said wordline activating means includes a first and a second line shifter and a wordline driver circuit having wordline drivers for activating a respective one of the plurality of wordlines.

5. The memory array system according to Claim 1, wherein said wordline decoding circuitry includes means for interchanging at least a group of the plurality of memory cells coupled to at least one activated wordline between single-cell and twin-cell array operation.

1           6.     The memory array system according to Claim 5, wherein in said single-cell  
2 array operation data is stored in a single-cell array format and in said twin-cell array  
3 operation data is stored in a twin-cell array format.

1           7.     The memory array system according to Claim 1, wherein said plurality of  
2 wordlines have an interleaved arrangement, wherein a group of wordlines of the plurality of  
3 wordlines are activated from a left side of the data array and a group of wordlines of the  
4 plurality of wordlines are activated from a right side of the data array.

1           8.     The memory array system according to Claim 1, further comprising an address  
2 directory register for storing the address of each memory cell operating in a single-cell array  
3 operation and the address of each memory cell operating in a twin-cell array operation.

1           9.     The memory array system according to Claim 1, wherein the memory cells are  
2 selected from the group consisting of DRAM and TRAM cells.

1           10.    A memory array system comprising a plurality of memory cells arranged in an  
2 array, and a memory controller having means for accessing an address directory register  
3 storing an address and a status of each of the plurality of memory cells, said memory  
4 controller further having means for determining the address and status of at least one of the  
5 plurality of memory cells and means for activating one of a single wordline and at least two  
6 wordlines of a plurality of wordlines traversing the plurality of memory cells during a data  
7 array accessing cycle.

1           11.    The memory array system according to Claim 10, wherein said memory  
2 controller further comprises means for updating the status of the at least one of the plurality  
3 of memory cells.

1           12.     The memory array system according to Claim 10, further comprising means  
2     for interchanging at least one of the plurality of memory cells between single-cell and  
3     twin-cell array operation, wherein in said single-cell array operation data is stored in a  
4     single-cell array format and in said twin-cell array operation data is stored in a twin-cell array  
5     format.

1           13.     The memory array system according to Claim 10, wherein the memory cells  
2     are selected from the group consisting of DRAM and TRAM cells.

1           14.     Wordline decoding circuitry for controlling dual wordline activation for a  
2     memory array, said wordline decoding circuitry comprising:  
3     circuitry for receiving at least one control signal; and  
4     wordline activation circuitry for enabling or disabling dual wordline activation  
5     according to said received at least one control signal.

1           15.     Wordline decoding circuitry according to Claim 14, wherein said wordline  
2     activation circuitry includes circuitry for interchanging at least one of a plurality of memory  
3     cells of the memory array between single-cell and twin-cell array operation, wherein in said  
4     single-cell array operation data is stored in a single-cell array format and in said twin-cell  
5     array operation data is stored in a twin-cell array format.

1           16.     The memory array system according to Claim 15, wherein the memory cells  
2     are selected from the group consisting of DRAM and TRAM cells.

1           17.     A method for processing data in a memory system comprising a plurality of  
2     memory cells arranged in an array, said method comprising the steps of:  
3     storing data within the array in a single-cell array format during a first operating  
4     mode of said memory system;  
5     storing data within the array in a twin-cell array format during a second operating

1 mode of said memory system; and  
 2 converting data from said single-cell array format to said twin-cell array format by a  
 3 method comprising the steps of:  
 4 activating a first wordline traversing the array;  
 5 reading data stored within a first group of the plurality of memory cells of the  
 6 array which are coupled to the first wordline to corresponding sense amplifiers; and  
 7 activating at least a second wordline traversing the array to write the data from  
 8 the corresponding sense amplifiers to a second group of the plurality of memory cells of the  
 9 array.

10 18. A method for processing data in a memory system comprising a plurality of  
 11 memory cells arranged in an array, said method comprising the steps of:  
 12 storing data within the array in a single-cell array format during a first operating  
 13 mode of said memory system;  
 14 storing data within the array in a twin-cell array format during a second operating  
 15 mode of said memory system; and  
 16 converting data from said twin-cell array format to said single-cell array format by a  
 17 method comprising the steps of:  
 18 activating at least a first wordline traversing the array;  
 19 reading data stored within a first group of the plurality of memory cells of the  
 20 array which are coupled to the at least first wordline to corresponding sense amplifiers; and  
 21 activating a second wordline traversing the array to write data from the  
 22 corresponding sense amplifiers to a second group of the plurality of memory cells of the  
 23 array.

24 19. A method for converting data from a single-cell array format to a twin-cell  
 25 array format, said method comprising the steps of:  
 26 activating a first wordline traversing a data array;  
 27 reading data stored within a first group of cells of the data array which are coupled to

1 the first wordline to corresponding sense amplifiers; and  
2 activating at least a second wordline traversing the data array to write the data from  
3 the corresponding sense amplifiers to a second group of cells of the data array.

1 20. A method for converting data from a twin-cell array format to a single-cell  
2 array format, said method comprising the steps of:  
3 activating at least a first wordline traversing a data array;  
4 reading data stored within a first group of cells of the data array which are coupled to  
5 the at least first wordline to corresponding sense amplifiers; and  
6 activating a second wordline traversing the data array to write data from the  
7 corresponding sense amplifiers to a second group of cells of the data array.